Abstract-A GaN high electron mobility transistor monolithic microwave integrated circuit (MMIC) designer typically has to choose a device design either for high-gain millimeter-wave operation with a short gate length, or for high-power-density X-band operation with a much larger gate/field-plate structure. We provide the designer the option of incorporating two different devices by implementing a 0.14-µm gate length GaN MMIC process capable of high-efficiency Ka-band operation while simultaneously achieving high power density in the same process flow. The key process enabler simply uses the capacitor top plate in the MMIC process as a field plate on the passivation layer. On two separate devices on the same chip using the same MMIC process flow, we demonstrate 7.7 W/mm at 35 GHz and V DS = 30 V on a standard 4 × 65-µm T-gated FET and then 12.5 W/mm at 10 GHz and V DS = 60 V on a 4 × 75-µm T-gated FET by adding a field plate. These are the highest reported power densities achieved simultaneously at X-band and Ka-band in a single wideband GaN MMIC process.
I. INTRODUCTION
G aN monolithic microwave integrated circuit (MMIC) technology performance continues to advance for dualuse applications including narrow-band, high-power amplifiers for transmitters, broadband amplifiers for receivers, as well as higher frequency applications such as communication [1] - [5] . Device level improvements from major government investments have resulted in impressive performance gains over the years. which achieved 6.5 W/mm with 62% PAE and 3.6 W/mm with 36% PAE, respectively [8] . Presently, performers have reported self-assessed manufacturing readiness level (MRL) 9 for 0.25 μm GaN MMIC processes [9] , [10] .
In parallel with these efforts, the Air Force Research Laboratory (AFRL) demonstrated a 0.14 μm GaN high-electron mobility transistor (HEMT) process optimized for high gain and efficiency using a simple gate-first process with silicon nitride passivation layer on 0.14-μm gate length HEMTs [11] . This process was further used to define the tradespace for short-channel effect and breakdown limitations in T-gated AlGaN/GaN HEMTs as a function of aspect ratio for gate length values ranging from 90 nm -500 nm [12] . The AFRL GaN MMIC process developed from the previous device level efforts supports high efficiency and broadband operation from 0 -40 GHz [13] , [14] . Many known manufacturing processes to date use some form of dielectric etch to define gate openings [15] , [16] . The process reported here uses a gate-first process to avoid dry-etch damage under the gate which can alter threshold voltage and impact frequency dispersion [17] .
In this letter, we demonstrate simultaneous high power operation at 10 GHz and high power and efficiency operation at 35 GHz in one MMIC process flow on separate devices using a single 0.14 μm T-gate process. High-power device operation is achieved at 10 GHz by adding a source-connected field plate (FP), through layout changes, over the T-gate on top of the device passivation layer formed from the top metal layer of the capacitor. As shown in Fig. 1 , the FP used in conjunction with the common T-gate allows both high-power and high-efficiency operation at X-band without trading off high efficiency or power at Ka-band. Since the FP is deposited on thick silicon nitride device passivation, parasitic capacitance is reduced. The resulting power performance is the highest reported simultaneously at X-band and Ka-band on the same wafer in a single wideband GaN MMIC process.
II. DEVICE STRUCTURE AND FABRICATION
The wafers and epitaxy were purchased from IQE and grown by metal organic chemical vapor deposition (MOCVD) on 4 6H-SiC substrates with the following structure: AlN nucleation/ 1.8 μm Fe-doped GaN buffer/ 0741-3106 © 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. GaN channel/ 1 nm AlN/ 16 nm Al 0.28 Ga 0.72 N/ 3 nm GaN cap (Part Number F46080P1ECR2223C). Pre-process screening of the wafers was performed using a Lehighton 1610 contactless Hall mapping system. The sheet resistance (R sh ) of the wafers was 328 ± 4 /sq.
Device fabrication began with mesa isolation of the active field-effect transistor (FET) areas using a Plasma-Therm 770 and BCl 3 /Cl 2 /Ar with inductively coupled plasma and reactive ion etching. Excellent isolation characteristics of the GaN buffer were measured using process control monitor (PCM) structures with less than ∼75 nA/mm leakage with 60 V bias between ∼5-μm separated mesas. Ohmic contact metal (Ti 200 nm/Al 100 nm/Ni 50 nm/Au 50 nm) was evaporated and alloyed in a Steag SHS100 rapid thermal anneal tool in nitrogen at 850°C for 30 sec. Schottky T-gates (Ni 20 nm/Au 380 nm) were formed using a PMMA/MMA tri-layer stack and patterned in a JEOL 6300 electron beam lithography system. After T-gate formation, interconnect metal pads and transmission lines were defined with evaporated metallization (Ti 20 nm/Au 480 nm). The devices were passivated with 200-nm silicon nitride deposited by plasma enhanced chemical vapor deposition. As previously reported [18] , the silicon-rich nitride, with refractive index of 2.2, serves as an excellent, low RF dispersion passivation layer on the AlGaN/GaN epitaxy. A second interconnect metal (Ti 20 nm/Au 480 nm) was then evaporated and serves as both the capacitor top plate and FET FP. Finally, ∼6-μm thick source-connected posts with Au air bridges were electroplated. An FEI Dual Beam 235 was used to generate a SEM cross-section of a representative FP GaN HEMT as 
III. TEST RESULTS
In-line PCM testing was performed with a Keithley 450 automated parametric test system on-wafer to measure sheet resistance (R sh = 300 ± 4.3 /sq) and contact resistance (R C = 0.31 ± 0.04 ·mm) from over 50 sites. DC/RF measurements were performed on-wafer using an automated Cascade probe station with HP4142 parameter analyzer, bias tees and HP8510 network analyzer. Standard DC measurements included transconductance (g m ), I-V family of curves, gate leakage (I gl ) and three-terminal breakdown (V B K −3T ). S-parameters were swept from 1-26 GHz to obtain extrinsic (pad parasitics included) cutoff and maximum available gain frequencies ( f T and f M AX , respectively) at peak g m . Unless otherwise specified, all DC/RF measurements were made at V DS = 10 V. Wafer-scale DC/RF metrics and deviation for each device type across a 4-inch wafer are displayed in Table 1 . Devices were screened for V B K −3T by forcing a drain current (I D ) with V G S set to 2 volts below threshold (V th ) and recording the resulting V DS at I D = 1 mA/mm. Gate-terminal current (I G ) was recorded in the same measurement and I gl is recorded for V DS = 10 V. FP devices with V B K −3T < 50 V and standard T-gated devices with V B K −3T < 25 V were excluded from the results. Post-screened transfer characteristics are compiled in Fig. 2 and illustrate the effect of the FP. While f T remains nearly unchanged, the f M AX is lower as a result of higher gate-source capacitance from the FP. Fig. 3(a) shows an aggregate plot of breakdown characteristics through the buffer for all FETs that passed screening where gate-terminal current is subtracted from drain-terminal current (I D -I G ). V B K −3T improved dramatically with the addition of the FP from 34 ± 3 V to greater than 50 V limited by instrument compliance. Dispersion (dc-pulsed I-V current collapse) was characterized on select devices using a D265 Accent DiVA system. Quasi-static, gate lag, and drain lag data were collected for V DS = 10 V, V G S = 1 V when pulsed from the following respective bias points:
Pulse length was 200 ns with 1 ms between pulses. Gate and drain lag were 4% and 10%, respectively, at V DS = 5 V. Fig. 3(b) shows representative dispersion characteristics for T-gate devices which reveal negligible difference between both designs. Power load pull measurements at 10 GHz were performed using 1.8 -18 GHz Maury Microwave Automated Tuners and an Aethercomm 8 -12 GHz, 10 W solid state power amplifier, and 35 GHz testing using Maury 8.0 -50 GHz tuners and IFI T3832-40, 32 -38 GHz, 40 W traveling wave tube wide-band amplifier. In all cases, devices were biased in Class AB with I D Q = 0.1 · I DS S and matched for maximum power. At 10 GHz CW, 4 × 75 μm FP devices achieved 10.8 ± 0.8 W/mm and PAE = 44 ± 4% at V DS = 50 V for 8 different devices over 4 different wafers with maximum output power observed of 12.5 W/mm for V DS = 60 V. At 35 GHz CW, 4 × 65 μm T-gated devices achieved 7.0 ± 0.5 W/mm and PAE = 39 ± 1% at V DS = 30 V on 5 different devices on 2 different wafers with maximum output power observed of 7.7 W/mm. 35 GHz power measurements were limited by 25 dBm input drive. Representative loadpull curves are shown for devices at 10 GHz and 35 GHz in Fig. 3(c) . PAE values exceeding 50% were observed at 10 GHz.
IV. CONCLUSION
We have demonstrated high gain and power density at Ka-band while simultaneously achieving high-power density at X-band on separate devices on the same chip through layout changes to high frequency T-gated devices. The resulting field plates allow high voltage operation at lower frequencies enabling flexible MMIC design with efficient broadband operation and high power density from 0 -40 GHz.
